

ANALOG IP – WITH INTELLIGENT IP FROM SYSTEM TO SILICON

Torsten Reich, Fraunhofer IIS/EAS




Analog IP – with Intelligent IP from system to silicon

- **What is Intelligent IP (on silicon level) ?**
- Intelligent IP bottom-up: from silicon to system level
- Intelligent IP top-down: from system level to silicon

Our VISION

Intelligent A/MS IP (IIP)




Offering innovative A/MS IP which are

- **flexible** as software, processors, memory compilers or soft IP
- **configurable** by a wide range of different parameters
- generated in a few seconds to minutes
- **verified on different technologies** in a strictly standardized way

Intelligent IP

A novel approach for analog and mixed-signal IP



Easy-to-use through...

- Intuitive graphical interface
- Seamless design tool integration

Full design data ...

- Automatically generated
- Can be altered "as usual" (non-proprietary)


Flexible through...

- Technology-generic IIP description
- Automated configuration

Intelligent IP

Productive application examples & benefits


80MSps 12-bit DAC in STM 28nm FDSOI



- Initial IIP development in 4 weeks (**2x speed up**)
- Layout generation: ~10 min (**>1.000x speed up**)
- Regeneration (e.g. for 10 bit resolution): ~3 min
- Design trade-offs by **back bias control**
- Silicon available

Intelligent IP based
design migration

500MSps 10-bit DAC in GF 22FDX



- IIP reuse for tech node shrinking (4x speed up)
- Layout generation: ~5 min (**>1.000x speed up**)
- Regeneration for new target: ~5 min
- Design trade-offs by body bias control
- Silicon available in Q3/2017

Intelligent IP

Use case Configurability for new product requirements

Configuration of ADC resolution & Pipeline arrangement

File Help

Fraunhofer IIS

Output: ADC Parameter

Resolution: 12 Bit ?

Power_Mode: Base ?

Sampling_Freq: 40M ?

Cap_Scaling: Yes ?

Pipeline Stage Configuration

Configuration: Auto ?

Fast: 2 ?

Nominal: 2 ?


Low_Power: 0 ?

Pipeline_Configuration: [2, 2, 6] ?


For Testing

Generate_Opamps: Yes ?

Apply Cancel Page to Defaults



Configuration of Sampling rate & Power budget



Ready for multiple technology requirements

22nm FDSOI, 28nm FDSOI, 28nm, 40nm, 180nm, ... for different fabs

System-level configurability in addition to expert mode input parameters

Intelligent IP

Flexible to Electrical Requirements

Intelligent IP supports electrical requirement flexibility on different levels:

Primitive level


Design parameter, primitive change, ...

Functional level

Bandwidth, gain, ...

System level

INL, ENOB, resolution...




Analog IP – with Intelligent IP from system to silicon

- What is Intelligent IP (on silicon level) ?
- **Intelligent IP bottom-up: from silicon to system level**
- Intelligent IP top-down: from system level to silicon

Intelligent IP

bottom-up: from silicon to system




Analog IP – with Intelligent IP from system to silicon

- What is Intelligent IP (on silicon level) ?
- Intelligent IP bottom-up: from silicon to system level
- **Intelligent IP top-down: from system level to silicon**


Intelligent IP

top-down: from system to silicon (1)




Intelligent IP

top-down: from system to silicon (2)



Intelligent IP

top-down: from system to silicon (3)



Analog IP – with Intelligent IP from system to silicon

Conclusion

- Intelligent IP provides automated design of analog IPs & is in productive use
- Generation of system models in development
- Goal: provide configurable SystemC model library in Coside for
 - exiting verified A/MS-IPs
 - A/MS-IPs, which can be re-generated and verified quickly
 - A/MS-IPs, which can be quickly designed using Intelligent IP technology
- Request: discussion on customer problems and expectations

INTELLIGENT IP

Your Contact



Dr. Torsten Reich
Fraunhofer IIS/EAS

✉ Torsten.Reich@eas.iis.fraunhofer.de

☎ +49 351 4640-761

www.intelligent-ip.org