# High-level Design and Verification in C++/SystemC with the COSIDE Environment

SystemC AMS & COSEDA User Group Meeting 2023



Restricted | © Siemens 2023 | Werner Bachhuber | DI SW EDAGS TSS CLD EU | SystemC AMS & COSEDA UGM | 2023-12-06

#### **New Markets Bring New Competitive Pressures**

 Key markets have significant requirements for new designs



**Reduced Time To Market with good QoR** 

**Require FPGA Prototype & SoC/ASIC** 

Handle late changing specifications

**Reduce Verification and Debug Cost/Time** 

Computer Vision & Neural Computing

High Bandwidth & Cellular Communication

Image Processing, Video & Compression

**Complex Algorithms** 



# System-level Flow with COSIDE® and Catapult® HLS





#### Catapult<sup>®</sup>/ COSIDE<sup>®</sup> HLS flow Mixed signal system level modelling





## **COSIDE® HLS Flow Overview**



#### **SIEMENS**

### Introducing the Siemens Catapult HLS Platform





# **Catapult High-Level Synthesis Benefits**

Faster design

- Typically, RTL design phase is 2X faster for novice users, up to 10X for experienced users
- Project start to tape-out can be 4X faster

Faster verification

- Algorithm is verified at the abstract level
- Formal and dynamic verification can be used to prove equivalence between C++ and HDL

Easy technology retargeting, retiming

- RTL can be mapped to new technology library or clock frequency by resynthesizing
- Simple transition between FPGA and ASIC implementation





### **Micro-Architecture Control**

- User control over the micro-architecture implementation
  - Parallelism, Throughput, Area, Latency (loop unrolling & pipelining)
  - Memories (DPRAM/SPRAM/split/bank) vs Registers (Resource allocation)
- Exploration is accomplished by applying constraints
  - Not by changing the source code





# **Typical Hand-coded RTL Optimizations Are Done Automatically by HLS**

# Loop optimizations

- Unrolling
- Pipelining
- Automatic merging



# Scheduling

Automatic timing closure based on target technology

# Register and Resource sharing

 Automatic lifetime and mutual exclusivity analysis and optimization

# **High-Level Verification Flow Overview**



# **Reusable Verification Environment with Analog Functionality**



- Reuse of existing system level test bench, reuseable verification environment with analog functionality
- Simulation runs immediatelly, since only simulation kernel changed
- Model hierarchy kept



# **Catapult HLV Brings Known & Trusted Methods to HLS Verification**

C++/SystemC	Design	Design	High-Level	RTL	Sign-Off RTL
Design	Checking	Verification	Synthesis	Verification	
	<ul> <li>Checks for Synthesizable code</li> <li>Automatic Formal Property checking of HLS source</li> <li>Static "lint" and formal methods to ensure correctness</li> </ul>	<ul> <li>Functional Correctness of the C++/SystemC</li> <li>Does it work?</li> <li>Metrics driven verification coverage and formal analysis</li> </ul>		<ul> <li>Confidence that the RTL is correct</li> <li>RTL co-simulation</li> <li>RTL Code Coverage using the same metrics</li> <li>Formal apps including equivalence for design assurance</li> </ul>	<ul> <li>Verification &amp; Integration</li> <li>Verification and Debug aids for post-HLS RTL integration</li> <li>Visibility and Cross-probing to HLS source</li> </ul>



#### **Catapult Verification Infrastructure**



#### SIEMENS

# **Key benefits of Catapult High-Level Verification**



All the benefits of C++ simulation for functional verification. Enable faster verification starting earlier



Metrics-driven verification of the HLS design source with several orders of magnitude in speed



Use known techniques to implement a trusted verification methodology



Make system integration testing & debug as easy as possible



# Thank You

Published by Siemens EDA

Dr. Werner Bachhuber Senior Field Application Engineer DI SW EDAGS TSS CLD EU Arnulfstraße 201 80634 München Germany Phone +49 (0) 89 5709 6375 Mobile +49 (0) 172 8545995

E-mail werner.bachhuber@siemens.com

