



# **Top-Down Radar System Design with COSIDE: an overview**

Federico Passerini


Robert Bosch Automotive Electronics

25/11/2022

# Summary

- Introduction to the Radar System
- Top-Dow Chip Design
- Simulation Approach Using Coside
- Conclusions

# Radar System Application to Automotive




Acronyms:  
SRR=short range Radar  
MRR=mid range Radar  
LRR=long range Radar  
USRR=ultra SRR

Applications: e.g.  
Adaptive cruise control,  
automatic emergency brake,  
automated valet parking etc.

Source: Yole Radar Report 2018


# Radar System

## Types of Automotive Radars




# Radar System

## Different Types of Sub-System inside the Case




**RF** = Radio Frequency  
**AMS** = Analog Mixed Signal

# Radar System Evolution




# Top-Down Chip Design

## Component Design (Gen 2)




# Top-Down Chip Design

## Chip Design (Gen3-5)




# Top-Down Chip Design


## Holding Everything Together



# Simulation Approach Using Coside Holding Everithing Together with Coside




**Coside Implementation**



- Full system handling using Coside
- Use of parameter reader function of Coside
- External software interface (steering/processing)


# Simulation Approach Using Coside Software Interface



- Combination of simulation power of Coside and versatility of general purpose software

# Simulation Approach Using Coside Full System

- Use Case Setup
- Full System Simulation
- From Feasibility to Implementation
  - Deep Control over all IP params
  - Very quick simulation (~sec)
- Unwanted spurs
- We can trace them back and reproduce them
  - Identify root cause



# Simulation Approach Using Coside Implementation of IP Models

1. Full SystemC
2. Translation from external code to C++
3. Using Coside blocks
4. Importing external binary files

# Simulation Approach Using Coside

## 1) Full SysC vs 2) External Code – ADC example

### Ideal ADC in SysC

```
void adc::sampling()
{
    std::normal_distribution<double> distribution(0.0, 1.0);

    double out = 0.0;
    out = sig_i.read();

    // input clipping
    out = std::max(out, std::min(p.ref_p, out));

    // add ENOB based noise
    double val = p.enob * (1.0 - pow(2.0, -p.enob));
    out += val * distribution(generator);


    // scale to PNOB, signed and centered
    out = (out - p.ref_p) * (p.enob - p.enob-1) * pow(2.0, p.pnob) + pow(2.0, p.pnob-1);

    // quantization
    out = round(out);

    // output clipping
    //out = std::max(pow(2.0, p.pnob-1), std::min(-pow(2.0, p.pnob-1), out));

    data_o.write(out);
}
```

### Bosch ADC imported from Simulink



- Ideal ADC takes few lines -> quick feas
- Bosch ADC model developed by ADC experts


# Simulation Approach Using Coside

## Performance comparison


- Test signal with normalized amplitude 1
- Bosch ADC considered
- Simulation run on both Simulink and Coside, separately
- Results
  - Negligible performance difference ( $\sim 1e-16$ )
  - Simulation time: Simulink ~10 sec, Coside ~1 sec



10-fold sim time reduction!




# Simulation Approach Using Coside Select Model




- Usage of Coside parameter reader and `COS_GET_PARAM` functions
- Usage of architecture selection functionality

# Simulation Approach Using Coside

## 3) Full Coside Model – PLL example




- Mostly done using standard Coside blocks  
LinearTransferFunction, Integrator, Gain
- Sub-blocks singularly expanded to more complex models
- Full implementation down to IP verification enabled



# Simulation Approach Using Coside

## 4) Hook for External Binary File – PLL example



- Few lines
- Include external simulator data
- **Include Test data**
- Direct comparison w/ other models

# Conclusion


- Bosch Automotive Electronics relies on **Coside for Radar System Design**
- Capable to Support the Design Process **from Feasibility to Verification**
- Capable to **Hold Together** Digital, AMS, RF and Software Modules
- **Investigation of Sub-Module Influence** onto the Radar Functionality

**THANKS FOR YOUR  
ATTENTION**

# System Simulator

## Backup - Model Layers

- Necessary for CADENCE-Co simulation
- **Analog** Schematics are hierarchically and arbitrary **replaced by models**
- **Digital** is **VHDL** and/or Gate-Level



Layers show:

- How the models and model granularity are connected to each other
- Where they are necessary and used (which discipline)