A SystemC-AMS library for supporting the design of reconfigurable communication systems

Florian Brame, Christoph Grimm, Markus Damm, Jan Haase TU Vienna, Institute of Computer Technology


SystemC-AMS provides the designer with a tool that supports the system- and architecture level modelling and simulation of RF-, analog and mixed-signal systems. However, designers usually want libraries that provide a set of complex building blocks that

- Allow them to set up a first running system from a restricted number of blocks.
- Encapsulate high-level IP blocks as a starting point for later refinement.
- Provide some useful help in dimensioning, or selecting structures.

Good examples for such libraries are the libraries that come with or are available for Matlab/Simulink. In the context of the EC FP 6 project ANDRES we are developing a library that supports the design of reconfigurable communication systems. The library specifically supports the designer in selecting appropriate architectures for communication systems that must be reconfigurable to some extent, such as SW defined radio.

The designer can specify a kind of reconfigurability for all building blocks (e.g. by changing parameters, by selecting a different function of a predefined set, by programming a new function, by programming a new function including changes in data rates). For given technology parameters, the library can simulate different implementation variants (or deny, if not appropriate).

As an example we have implemented a simple ASK receiver (see figure).



It contains re-configurable modulators, a controller and combines some typical (still simple) building blocks. The next figure shows the simulation outputs.



The library contains noise sources (gaussian, uniform, ...), modulators (passband FM, AM, FSK, ASK, IQ,...), mapper for QPSK, QAM (4,16,...), demodulators, demapper for QPSK, QAM (4, 16, ...), filters (FIR, IIR; parameterizable), converter for eye diagram to vector format (SVG), IQ constellation, BER calculation, and maybe channel models for the analysis of e.g. sensor networks with multiple transceivers. Where appropriate, the modules use multirate data flow.

Contact:

Univ.Prof. Dr. Christoph Grimm Technische Universität Wien Gusshausstraße 27-29/384 1040 Wien Österreich

Email: <u>grimm@ict.tuwien.ac.at</u> Tel: +43 (1) 58801 38415



A SystemC-AMS library for supporting the design of reconfigurable communication systems

Institut für Computertechnik

ICT

Institute of Computer Technology F. Brame, Ch. Grimm, M. Damm, J. Haase

TU Vienna Institute of Computer Technology Chair for Embedded Systems


The ANDRES project

- Basic concept for library
- Components of the library
- Example
- Status of implementation & Future work





- <u>AN</u>alysis and <u>D</u>esign of <u>R</u>un-Time <u>RE</u>configurable <u>S</u>ystems
 - real-world example: SW Defined Radio
 - ANDRES WP1: System partitioning under consideration of requirements for reconfigurability!



For each process: to what extend is reconfigurability needed?

How can process be realized? Analog|FPGA|ASIC|SW?





- System & architecture level design is done in an interactive way by modelling and simulation
- Very useful for modelling/simulation @ architecture level
 - Component libraries à la Matlab/Simulink toolbox
 - For ANDRES WP 1 in Task 1.4:
 - 1. Components of communication systems
 - 2. Model properties required for design space exploration




- The ANDRES project
- Basic concepts for library
- Components of the library
- Status of implementation & example
- Future work



Specification of Reconfigurability / Adaptivity

 All components inherit an *abstract adaptive object* that allows designer the specification of reconfigurability



Architecture level models of FPGA, DSP, ASIC and Analog implementation

Model properties for design space exploration

- Specify architecture properties by paramterization, e.g. Bitwidth
- Specify non-ideal properties by parameterization, e.g. IQ mismatch, noise, distortions, jitter, ...
- Provide hierarchical decomposition into building blocks that are AAOs as well

Objective:

- Keeps library compact
- Simplifies modification/evaluation cycle in design space exploration
- supports refinement of requirements for adaptivity



- The ANDRES project
- Basic concept for library
- Components of the library
- Example
- Status of implementation & Future work



Classification

- Signal sources
- Converters
- Mappers / Demappers
- Modulators / Demodulators
- Analysis tools
- Misc



Some signal sources ...

sca sdf out<double> out ;

Uniformly distributed random bits


Gaussian noise

Class definition:

Interfaces:

Class definition: andres_bb_rand_bool(sc_module_name nm) ;

Interfaces: sca_sdf_out<bool> out ;








Parallel to serial

Class definition: andres_bb_par2ser(sc_module_name nm);

Interfaces: sca_sdf_in<sc_bv<N> > in ;
sca_sdf_out<bool> out ;



Serial to parallel


Class definition: and res_bb_ser2par(sc_module_name nm); DataRote N Interfaces: sca_sdf_in<bool> in ; sca_sdf_out<sc_bv<N> > out ;

Workshop "C-Based Design of Embedded Mixed-Signal Systems"

Mappers/Modulators/Demodulators/Demappers

Amplitude modulator

```
Class definition:
```




Interfaces: sca_sdf_in<double> in ;
sca_sdf_out<double> out;



Mappers/Modulators/Demodulators/Demappers

Binary Amplitude Shift Keeying Modulator







Workshop "C-Based Design of Embedded Mixed-Signal Systems"

Mappers/Modulators/Demodulators/Demappers

```
IQ mapper (4,16, 64, ...)
```








Workshop "C-Based Design of Embedded Mixed-Signal Systems"

Modulators/Demodulators/Mappers/Demappers

IQ modulator







Workshop "C-Based Design of Embedded Mixed-Signal Systems"

Analysis tools

Tools to analyze signal quality by plotting



Time






Workshop "C-Based Design of Embedded Mixed-Signal Systems"

- The ANDRES project
- Basic concept for library
- Components of the library
- Example
- Status of implementation & Future work



Overview of ASK transceiver system






Example

e <u>E</u> dit <u>V</u> iew Explore I	Format Windo	ws									
* * · · · * * * * × • * * * *							🌮 🕂 Sand Ta: 🔃 🎆 🖻 🚟 🖬 🕯				
earch Names: Signal -		1	ch Times: V	alue 🕶		A.A.					
TimeA • = 4,005,485,94	• Xu • 21-							Time:	3,98	87,729,263,6	500 - 0
Baseline == 0	-	TimeA = 4,605		and the second se		la 202 a					
Name -	Cursor -	4,000,000,000	,00015		0,000,000fs	*	00,000,000	\$		00,000,000%	_
W - sig_test_out [7:0] W - crypt_input_bits	1	70]CA			51		(Ef
	0. 195604 🚼	175 110.5					1) - 41.11		-		0.9999
	8.50200+ -]	-0.0002 	here a state		allet a stall the		es-Addan	heritikaa	will prime	-William Har	0.0003474
	6.27953•]	-69-05 -46-05 -2e-05	-V-	m	nn		J	n	η_	n	9.21775e-1
	1				- <u>-</u>						
(ġ→¶≱, 'g-sig_test_in (7:0)	'b. AA	AA				(43			70		(00
			1,000,000,000	2,000	3,000,000,000			1000000		9,999	9,997,999,000fr




Model of ASK with ANDRES Building Blocks





WIE

Simulation results





Workshop "C-Based Design of Embedded Mixed-Signal Systems"

- The ANDRES project
- Basic concept for library
- Components of the library
- Example
- Status of implementation & Future work



- First, initial version published to project partners
 - Many, even complex components available
 - Basic architecture level parameters available
- But reconfigurability not yet implemented
 - AAO concept not yet integrated in library components
 - Non-ideal behavior of reconfigurable realizations not yet implemented





- even more Modulators, Mappers, Tools ...
- Integrate AAO concept
- Model non-ideal behavior of different re-configurable implementations in
 - Analog
 - Digital ASIC
 - FPGA
 - Software on DSP
- Evaluate it with real complex example e.g. cognitive radio

